Contact resistance effects are significant in many organic field-effect transistors. Here, we present a detailed analysis of the contact resistance in staggered, top-gate conjugated polymer field-effect transistors. A compact physical model based on the current crowding formalism has been developed. It includes gate modulation of the bulk resistivity of the semiconductor to explain the experimentally observed gate voltage dependence of the contact resistance for different thicknesses of the semiconducting film. The contact resistance is found to be Ohmic. For thick semiconducting films, we have observed a significant asymmetry between source and drain contact resistances with the drain resistances increasing more rapidly with thickness than the source resistance, reflecting the importance of diffusion at the drain contact.
INTRODUCTION
The understanding of the charge injection process from a metal contact into an organic semiconductor 1-5 is an important aspect of the device physics of many organic electronic devices, such as organic light emitting diodes [6] [7] [8] and organic field-effect transistors ͑FETs͒. [9] [10] [11] In a transistor, charge is injected from the source contact and removed at the drain contact, and a finite voltage is necessary to transport the current from the metal electrode into the accumulation layer at the active semiconductor-gate dielectric interface and vice versa. This leads to a contact resistance, namely, a potential drop at the contacts which prevents the full source-drain bias from being applied across the channel.
The work function of the injecting metal, 10,12 the electron affinity/ionization potential of the semiconductor, as well as the disorder-broadened density of states of the semiconductor 6 are key parameters in determining the injection process at the metal-semiconductor interface. However, the geometry of the device is also very important. Gundlach et al. 13 found that the contact resistance depended more weakly on the work function barrier of the contact material in the staggered configuration-in which the source-drain electrodes and the accumulation layer are formed on opposite sides of the semiconducting layer-than in the coplanar configuration-in which the source-drain electrodes and the accumulation layer are formed on the same side of the semiconducting layer. This is consistent with potentiometry studies. 10, 14 They also found staggered contacts to be Ohmic, while coplanar contacts were non-Ohmic. 15 Ruden et al. used two dimensional device modeling for both staggered 16 and coplanar 17 devices. In the coplanar case, a significant voltage drop was observed at the injecting contact. In the staggered case, the work function difference between the contact and the semiconductor accumulates charge next to the contacts. This affects the channel directly above the contact and, hence, the contact resistance. Hill 18 found that the staggered devices had a contact resistance of two orders of magnitude lower than coplanar devices and also that the gate voltage dependence was greater.
Roichman and Tessler 19, 20 performed two dimensional simulations of staggered devices and focused, in particular, on the first few hundred nanoseconds after switch on of the device. Both source and drain inject carriers initially, until the steady state is reached and current flows from source to drain. In the steady state, the area of the source contact participating in charge injection varies with the work function barrier between the contact and the semiconductor; the larger the barrier is, the more of the contact participates.
In spite of these extensive investigations, there is still no accurate device model for the contact resistance in staggered organic FETs. Here, we present a simple analytical model that describes accurately the contact resistance of top-gate, bottom-contact conjugated polymer FETs. It provides insight into the physical processes that determine the contact resistance and also parametrizes the dependence of the contact resistance on applied voltage conditions.
EXPERIMENTAL DETAILS
Contact resistance is observed as a voltage drop at the contacts and many techniques have been developed to extract the contact resistance from electrical measurements. Scanning potentiometry techniques, such as scanning Kelvin probe microscopy 10 or direct contact atomic force microscopy 14 provide detailed information on the contact resistance; however, they require direct access to the accumulation layer and so are unsuitable for the staggered top-gate device structure. Techniques which are suitable for top-gate devices tend to fall into three categories, namely, equivalent circuit models, 21 transmission line methods 22 ͑TLM͒, and four-point-probe measurements. 23 All the techniques have drawbacks, for example, equivalent circuit models to some a͒ Author to whom correspondence should be addressed. Electronic mail: hs220@cam.ac.uk extent force the data to fit some particular functional form, while the TLM method is only valid for Ohmic contact resistances and for low drain biases.
Gated four-point-probe ͑gFPP͒ measurements are measurements taken on a FET with two voltage probes impinging slightly on the channel. It is a technique used commonly for characterizing amorphous silicon devices 24 and is based on the idea that within the gradual channel approximation, for small drain voltage and constant mobility, the channel potential is approximately linear. The probes measure the potential at two points and so, it is possible to extrapolate the channel potential out to the contacts. This provides an almost direct measure of contact voltage and current, and is valid even for non-Ohmic contacts. Several groups have applied this technique successfully to organic transistors. [23] [24] [25] The main drawback to the gFPP technique is, firstly, the assumption that the channel potential is linear. This approximation breaks down at high drain voltages or low gate voltages. Secondly, the assumption needs to be made that the mobility is independent of charge carrier concentration. A charge concentration dependence of the mobility leads to nonlinear variations of the potential along the channel even at small source-drain voltage ͓see Eq. ͑1͔͒, leading to errors in extrapolating the potential from the voltage probes in the channel to the current injecting souce/drain electrodes. However, a gate voltage dependent mobility is present in many organic semiconductors 26, 27 and has been observed experimentally using SKPM. 28 In the present work, we have developed an improved gFPP technique which overcomes these two limitations. The method allows us to extract accurate values of contact resistance even outside the linear operation regime as well as to measure accurately the gate voltage dependence of the mobility.
Starting from the gradual channel approximation, we can write for the general case when the mobility is a function of charge density,
where I d is the current in the channel, W the transistor width, C i the capacitance per unit area, and V g ͑x͒ the local effective gate voltage defined as the potential difference between the channel and the gate at position x. This equation can be integrated to give
V͑V͒dV. ͑2͒
This integral cannot be evaluated without knowing the form of ͑V͒. 
which gives us the field-effect mobility free of contact effects. Here Vp1 and Vp2 are the measured potentials of the two voltage probes in th e channel at position ϫ1 and ϫ2, respectively. As noted above, this is only valid for large V g and small V d to ensure that there is little variation in charge density ͑and hence mobility͒ over the channel. In order to avoid this restriction, we can instead differentiate Eq. ͑2͒ with respect to the applied gate voltage V g . This gives
which is valid for all gate and drain voltages and for any , subject to the gradual channel approximation. This is an important result because it allows us to deduce ͑V 1 ͒ if we know ͑V 2 ͒. Our algorithm for extracting ͑V͒ from the data is thus to first apply Eq. ͑3͒ to the data point with the largest V g and the smallest V d . We then step through the data applying Eq. ͑4͒ each time to build up the complete ͑V͒. Providing the data was taken with sufficiently small V g and V d steps, we can extract the intrinsic microscopic field-effect mobility free of all contact effects without introducing any assumption other than the gradual channel approximation, and that the transistor channel is homogenous; i.e., there are no abrupt potential drops associated with grain boundaries, etc.
Knowing ͑V͒ allows us to solve Eq. ͑2͒ numerically between either of the two probes and the nearest contact and to calculate the potential profile variation along the channel, taking into account any nonlinearities induced by the gate voltage dependence of the mobility. As a result, we can make an accurate extrapolation from the voltage probes to the source-drain electrodes to extract accurate values of the source and drain contact potential drops. Because the only assumptions made refer to the channel, this method is valid even for non-Ohmic contacts. For an Ohmic contact we can define the contact resistance R C as being the voltage at the edge of the contact divided by the current flow through the contact.
This method gains a large part of its power because it utilizes the dataset as a whole rather than treating each datapoint in isolation. With a technique such as SKPM, one measures the potential at many positions for a fixed bias condition. In contrast, our generalized gFPP technique measures the potential at two fixed positions for many different bias conditions. Indeed, if one simulates data using an arbitrary functional form for both mobility and contact resistance, the algorithm correctly outputs both mobility and contact resistance. Furthermore, the algorithm is able to operate on saturated devices, providing that the gradual channel approximation still holds over the region in which it is applied. In practice, this restricts saturated devices in measuring the source contact resistance. An example of such a measurement is shown in Fig. 1͑b͒ , where we have used this technique to extract the source contact resistance of a staggered, top-gate poly-dioctylfluorene-co-bithiophene ͑F8T2͒ device with a polystyrene ͑PS͒ dielectric with both gate and drain voltages being varied from 0 to − 60 V. The gold sourcedrain electrode pattern allowed devices to be made with a channel length of between 20 and 150 m and was manufactured using dual-layer lift-off photolithography on Corning 8059 glass substrates. The substrates were then cleaned carefully using de-ionized water, acetone, and isopropyl alcohol before use. The F8T2 solution was deposited by spin coating from an 8 mg/ ml solution in xylene ͑mixed isomers͒, while the polystyrene was deposited from a n-butylacetate solution.
We can see that the source resistance is independent of the source-drain voltage. This shows that the contact resistance is indeed Ohmic, or in other words, the dependence between the current through the device and the voltage dropped across the contacts is linear. Furthermore, we also observe a characteristic drop of the contact resistance with increasing gate voltage, which will be discussed in detail below. We have measured devices manufactured identically but with different probe positions and we extract the same mobility and contact resistance from the above algorithm. In contrast, if we analyze the data using the conventional gFPP assumption of a linear potential profile in the channel, the results show a significant variation with probe position at lower gate voltages. In Fig. 1͑a͒ , we have plotted a comparison of different contact resistance extraction techniques for the same set of source data. Most of the techniques are in good agreement at high gate voltages, however, produce erroneous results at low gate voltages. The present technique allows extraction of accurate contact resistance values for all voltage conditions above threshold ͑except, as stated above, for the drain contact resistance in the pinch-off regime͒.
CURRENT CROWDING MODEL
Current injection in a staggered structure is affected by current crowding. In this device architecture, it is important to consider the precise area of injection since this is not simply the geometric overlap of the gate with the contact ͓see Fig. 2͑a͔͒ . Charges injected at the far edge of the contact must traverse more of the channel. The effective injection area is a balance between the channel resistance r ch and the contact resistivity r c ͑measured in ⍀ /cm 2 ͒. The contact resistivity comprises contributions from the injection resistivity due to the metal-semiconductor interface r inj and the bulk resistivity of the semiconductor r bulk , such that r c = r inj + r bulk . The bulk resistivity is important because the geometry of a staggered device requires that charges must move through the semiconductor bulk to reach the channel. When r c Ӷ r ch , the injection will occur over a narrow area near the edge of the source-drain contacts. Conversely, for r c ӷ r ch , the whole geometric area will be used for injection. In general, we can define an effective injection area A = WL T , where W is the width of the contact and L T is some characteristic injection length. This phenomenon is called the current crowding and a schematic diagram is given in the inset to Fig. 2͑a͒ .
An analytical solution for current crowding was first determined by Chiang et al. 30 They found that the characteristic length L T is related to the contact resistivity and the channel resistance by
and that the contact resistance R C is then given by
demonstrates that even a constant contact resistivity will generate an overall contact resistance which decreases with increasing gate voltage, as is, in fact, observed in the experimental data ͓Fig. 1͑b͔͒. Physically, this is because at a higher gate voltage, more of the contact area can be involved in injection, as the accumulation layer at the interface becomes more and more conducting. To investigate whether the simple current crowding model of Eq. ͑6͒ is also in quantitative agreement with the experimental data, we have fitted Eq. ͑6͒ to the experimental data by assuming a constant contact resistivity. However, as shown in Fig. 2͑a͒ , the fit is poor. This implies that the contact resistivity must vary with applied gate bias. We can determine this dependence of contact resistivity on gate bias by using Eq. ͑5͒ to calculate r c on a point-by-point basis. We note that a gate voltage dependent contact resistivity is also seen in the silicon literature. 30 We have extracted the contact resistances at both source and drain for a variety of drain voltages. Surprisingly, we have found that when the gate voltage is corrected for the finite voltage applied to the drain electrode ͑leading to a lower effective gate voltage at the drain terminal͒, the source and drain contact resistances are equal. This implies that the main cause of the contact resistivity is transported through the bulk film ͑r bulk ͒ rather than the injection process from the gold electrode into the semiconductor ͑r inj ͒. For gold-F8T2 contacts in the coplanar configuration, a significant sourcedrain asymmetry is seen. 10 We note that in the coplanar case, the contact current density is also several orders of magnitude higher than for the staggered case. The observed Ohmic behavior of the contact resistance and the equality of source and drain contact resistances also imply that the contact resistance does not reflect any field enhanced injection effects at the electrodes. Sharp edge effects would be expected to result in nonlinear as well as asymmetric contact currentvoltage characteristics.
The gate voltage dependence of r c arises because an applied gate voltage will induce charge carriers in the bulk of the semiconducting film and, hence, reduce the resistivity of the bulk at large gate voltages. This may at first sound contradictory to the widely held view of the accumulation layer only extending a few nanometers into the bulk. 31 However, the accumulation layer typically has charge densities of around 10 19 cm −3 , whereas our data can be explained by just 10 14 −10 15 cm −3 gate-modulated carriers in the bulk. To investigate whether the gate voltage is able to induce charge carriers in the bulk of the semiconducting film, we have calculated the concentration profile of charges in the semiconducting film as a function of distance from the interface ͑Fig. 3͒. For the calculation we used the method in Ref. 32 and assumed an exponential density of states with a typical disorder parameter of 400 K. It can be seen that there is a significant tail of charge carriers induced in the bulk of the semiconducting film, and that the charge concentration in the bulk can be modulated by several 10 14 −10 15 charges/ cm 3 over a gate voltage range of −5 to− 60 V. This is in agreement with earlier results presented by Tanase et al. 32 and Horowitz, 33 both showing a low density fringe of charges at a much greater distance from the interface than the effective "edge" of the accumulation layer.
From this, we see that not only the number of carriers at the interface but also in the bulk scales with the applied gate voltage and in lowest order approximation one can assume that this increase in bulk carrier concentration will be linear with gate bias. The contact resistivity r c will then be given by
where V T is the gate voltage at which conduction first occurs ͑as measured from the transfer curve͒, and A and r c0 are both fitting parameters. A is related to the bulk mobility, the thickness of the semiconductor, and the dielectric capacitance.
The constant term r c0 is present because close to the contact, there will be a region of semiconductor in which the carrier concentration is gate voltage independent. Here, the number of free carriers in this region will be determined by the proximity of the source-drain contact and diffusion of charges from the contact into the semiconducting film. The thickness of this nongateable region is determined approximately by the point at which the decay away from the interface of the carrier concentration induced by the gate ͑Fig. 3͒ is equal to the carrier concentration due to the diffusion profile of charges injected from the contact. The functional form of the contact resistivity of Eq. ͑7͒ is in good agreement with the data extracted from the fits of the gate voltage dependence of the contact resistance ͓Fig. 2͑b͔͒. For F8T2 with a relatively large Schottky barrier height ͑0.3 eV͒, r c0 is an important component of the overall contact resistance. For polymer FETs based on polytriarylamine ͑PTAA͒, which has a smaller Schottky barrier with gold but a lower bulk mobility, the extracted value of r c0 has been found to be much smaller for both thick ͑100 nm͒ and thin ͑40 nm͒ films, while the overall contact resistivity of PTAA devices is almost two orders of magnitude higher than F8T2. ͑Note: For PTAA, we have occasionally extracted negative values of r c0 . It is not clear what the origin of this is, for example, this could be a measurement accuracy issue.͒ Figure 2͑b͒ shows typical source resistivities for different thicknesses of the semiconductor film. We generally observe an increase of contact resistivity with increasing thickness, and both A and r c0 were found to increase with thickness. However, very thin films, such as the 20 nm film shown, have anomalously high contact resistances, which we attribute to poor step coverage at the contact edge. This becomes a problem when the semiconductor thickness becomes comparable to the thickness of the gold source-drain contacts and is not further analyzed here. The increase of A and r c0 with thickness can be explained by considering that both the thickness of the gateable region of the bulk adjacent to the accumulation layer and the nongateable semiconductor region near the contact in which the carrier concentration is determined by diffusion of charges from the contact will increase with thickness. For F8T2 films with near optimum thickness of Ϸ40 nm, we found the limiting value of L T at large V g to be 15± 6 m for both source and drain contacts. For thicker films, L T increases, but none of the devices made to date have had L T larger than 30 m. This could be a boundary condition issue since the geometric length of the contact d was 40 m. We must stress that L T can only be interpreted in terms of an effective lengthening of the channel by the contact resistance when d is significantly greater than L T . For devices where d and L T are comparable in magnitude, such as the devices in this paper, the effective channel lengthening is typically around a third of the value of L T / d.
SEMICONDUCTOR THICKNESS DEPENDENCE
A further interesting feature of the data is that the drain resistance increases with thickness more than the source resistance. For a 40 nm thick film, the source and drain contact resistances are identical. For thicker F8T2 films, we find that the drain resistance is greater than that of the source. We do not believe this to be an artifact caused by asymmetric electrodes ͑caused, for example, by some spin-coating asymmetry͒ since it is reproducible when either electrode is used as the source. We note that this behavior is different from that observed in coplanar device structures, where the contacts are located on the same side of the semiconducting layer as the accumulation layer. In such structures, source-drain resistances have been found to be either equal ͑in the case of contact with small Schottky barrier height͒ or the source resistance was found to be larger ͑for contacts with Schottky barrier heights exceeding 0.3 eV͒. 10 By varying the applied source-drain voltage and measuring both the transistor current and the potential drops V contact at the contacts, we can deduce the current-voltage ͑IV͒ characteristics of the contacts. Figure 4͑a͒ shows the IV characteristics of the contacts in a 40 nm thick device for various gate voltages. Note that for a fixed, negative gate voltage, the contact acts as a source for negative source-drain voltage and becomes a drain for positive applied source-drain voltages. The IV characteristics are clearly Ohmic, and the symmetry about zero further demonstrates that the source resistance is equal to the drain resistance. Figure 4͑b͒ shows the same measurements for a film which is 76 nm thick. There is a clear difference between the contact being used as the source or drain for the thicker device and the drain resistance becomes higher than the source resistance. This asymmetry becomes even more pronounced for thicker films.
To explain this effect qualitatively, we have used Silvaco's ATLAS software to simulate the contact resistance of devices with different semiconductor thicknesses. ATLAS is a full two dimensional device simulator and includes the effects of diffusion. This is particularly important at the drain where diffusion currents are significant. The semiconductor model used in ATLAS for these simulations is a pentacene model, and we have added an exponential tail of subbandgap states. The exponential tail was chosen to be consistent with temperature dependent device characteristics fitted to the Vissenberg-Matters mobility model. 26 To interpret the device simulation, it is important to define what we mean by drain resistance. The most intuitive definition is the potential difference between the contact and a point in the channel at the edge of the electrode, divided by the ͑width normalized͒ current flowing through the device. However, the presence of charges in the semiconductor requires that there must be a potential difference between the channel and the bulk. A consequence of this is that for a thin contact, the potential immediately above the drain can be at a more negative potential than the drain itself since the drain current is driven by diffusion. This would then result in an apparent negative drain resistance. Instead, we define the contact resistance by correcting for the built-in potential due to the accumulated charge. An easy measure of this is to take the potential difference between the contact and the semiconductor surface just next to the contact. This also corresponds to the experimental results since with the four-point probe measurement, we really measure the surface potential on the side of the semiconductor opposite the accumulation layer.
In Fig. 5 , we have plotted the three dimensional potential profile of two devices with either a 40 or 80 nm thick semiconductor layer. There is a clear asymmetry of the contact potential drops at the source and the drain in the 80 nm device, with the drain resistance being larger than the source resistance. This is due to the importance of diffusion at the drain contact. As the thickness of the semiconductor increases, diffusion is no longer sufficient to drive the current through the bulk of the semiconductor since for a given number of charges induced by the gate voltage, a sizeable concentration gradient can only be maintained over a finite dis- tance. This causes a local maximum in the potential as a driving electric field becomes necessary to drive the current through the bulk of the semiconductor, and this manifests itself as an increased drain resistance.
CONCLUSIONS
We have presented a detailed analysis of the contact resistance in staggered, top-gate polymer FETs. The contact resistance is well described using the formalism of current crowding, but a dependence of the contact resistivity on gate voltage needs to be included to explain the experimental data. In other words, two factors contribute to the lowering of the contact resistance with increasing gate voltage. The first one is the lowering of the channel resistance which enables the injection area to enlarge in the standard current crowding formalism. The second one is a lowering of the resistivity of the bulk of the semiconducting layer because of gate-induced charges increasing the carrier concentration in the bulk. Based on this insight, we have presented a physically motivated compact model that describes accurately the gate voltage and thickness dependence of the contact resistance. As a parametric model, it might be incorporated into accurate device models for organic FETs that are necessary for the simulation of integrated circuits. 
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